In this research paper we have designed green comparator to attain less power consumption. We have implemented our design with LVCMOS IOs standard which is stands for Low voltage complementary Metal Oxide Semiconductor. We have taken different frequency range (1GHz, 2GHz, 3GHz) at which we have tested the power consumption by the different LVCMOS IO standards. When we migrate from LVCMOS25 to LVCMOS12 at 1GHz then we got 4.22% of power reduction. At 2GHz when we migrate from LVCMOS25 to LVCMOS12 then we got 11.08% of power reduction. At 3GHz when we migrate from LVCMOS25 to LVCMOS12 then we got 15.026% of power reduction. We have designed our comparator on 28nm Aritx-7 FPGA family.
Introduction
Comparators are the circuits which are crucial for compare two bit stream. The operations performed are (=,/=,<,>,<=,>=).Two inputs are taken and comparator perform the operation and gives the output either 'true or 'false'. In this paper we use two 8-bit input stream and 3-bit selection line to decide the operation. In the table1 the number of operations is performed by comparator are given. figure 1 and figure 2 
Related Work
In our research, we come across with many direct applications of LVCMOS in energy efficient design like power optimized optical transmitter [1] , low power ROM [2] . We observed a research gap that LVCMOS was never used in energy efficient green comparator design. In this work, we are trying to fill this research gap with design of green comparator on 40nm FPGA. The main motivation behind development of comparator comes after study of implementation of various arithmetic circuits on FPGA. "Ekadhiken purven" is a Vedic mathematics based formula used to calculate square [3] , energy efficient design and implementation of ALU [4] , Green ECG Machine [5] . IO standards were also used in energy efficient design of 28nm FPGA [6] . There are many low power techniques. Those are widely used in practice for design of digital system [7] . Power consumption analysis of BCD adder [8] 
Results
We have designed our comparator through VHDL language and implemented it on 28nm FPGA AIRTX-7 family. For the power analysis we used the Xpower analyzer tool in Xilnix software In table 1, we try to calculate total power consumption at 1GHz. Here when we migrate from LVCMOS25 to LVCMOS12 then we reduce the 4.22% in total power consumption. We also shown this analysis by the bar graph as shown in Fig. 5 Figure 5: Power analysis at 1GHz In table 2, we try to calculate total power consumption at 2GHz. Here when we migrate from LVCMOS25 to LVCMOS12 then we reduce the 11.08% in total power consumption. We also shown this analysis by the bar graph as shown in Fig. 6 Figure: 6 Power analysis at 2GHz In table 3, we calculate our total power consumption at 3GHz.Here when we switched from LVCMOS25 to LVCMOS12 then we reduce the 15.026% power consumption. We have also use the bar graph to show this analysis as shown in the figure7. 
Conclusion
In this work we have worked with three different frequency range and calculated total power consumption of comparator. We found that at 1 GHz when we migrate from LVCMOS25 to LVCMOS12 we reduce the power consumption by 4.22%. At 2GHz when we migrate from LVCMOS25 to LVCMOS12 we reduce the power consumption by 11.08%.At last when we switched from LVCMOS25 to LVCMOS12 we reduce the power consumption by 15.026%.
Future Scope
In this work, Comparator Design is implemented on 28nm on Airtex-7, but we have a scope to redesign this Comparator on latest 65nm Virtex-5 and 40nm Virtex-6, 90nm Virtex-4 FPGA to make the most energy efficient FIFO for processor. We can also take more frequency range to redesign energy efficient Comparator.
